A major challenge for carbon nanotube (CNT) to become a viable replacement of copper and tungsten in the next-generation on-chip via interconnects is the high contact resistance between CNT and metal electrodes. A first step in meeting this challenge is an accurate characterization of via contact resistance. In this paper, the scanning electron microscope (SEM) image contrast at low landing energy is employed to estimate the conductive CNT area inside vias. The total conductive CNT area inside each via is deduced using SEM image with 0.1 keV landing energy and a specified threshold brightness, yielding via resistance versus CNT area behavior, which correlates well with electrical nanoprobing measurements of via resistance. Monte Carlo simulation of secondary electron generation lends further support for our analysis and suggests that the residue covering the CNT does not affect the conduction across the contact for residue thickness below 1 nm. This imaging and analysis technique can add much value to CNT via interconnect contact characterization. Published by AIP Publishing. https://doi
I. INTRODUCTION
Carbon-based nanostructures such as carbon nanotubes (CNTs), carbon nanofibers (CNFs), and graphene are candidate materials for the next-generation integrated circuit fabrication due to their high current-carrying capacities and excellent electrical, thermal, and mechanical properties.
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The key performance-limiting factor continues to be high contact resistance at the interface with metal electrodes, 4 which inhibits continuous downward device scaling, 5 and is particularly problematic in the nanoscale for device structures consisting of vertical CNTs in contact with a horizontal metal surface. 6, 7 To evaluate the performance of CNTs as on-chip interconnects, it is important to study not only the individual CNTs but also the interconnect devices such as vias. 8, 9 We have recently reported results for CNT vias from 60 nm to 150 nm in width, from which the projected 30 nm via resistance approached its tungsten (W) and copper (Cu) counterparts, 10 though substantial improvement of via contact resistance is still needed to make practical use of such devices.
One underlying problem in improving via contact resistance lies in the accurate determination of true contact area between CNTs and the top metal electrode. 11 For macroscale areas, they can be estimated from contact resistance measurements, 12, 13 or from direct imaging of the area of a metallic film in contact with an optical microscope through a transparent material. [14] [15] [16] For nanostructures such as CNTs, scanning electron microscope (SEM) imaging technique has been used to determine contact areas. [17] [18] [19] To extract CNT via contact resistance from resistance measurements, one must know which CNTs inside each via contribute to the conduction process. To obtain such knowledge, we employ the technique proposed by Suzuki et al. using low-voltage scanning electron microscopy (LVSEM) to determine the total conductive CNT area inside each via. 19 For quantitative area analysis, image segmentation analysis from conventional one-level thresholding is also used. 20 The resulting via resistance versus CNT area behavior is analyzed to yield the contact resistance and to correlate with our image analysis. Further, Monte Carlo simulation of the secondary electron (SE) generation provides additional support for our analysis.
II. EXPERIMENTAL METHODS
The experimental approach is threefold. First, test via devices are prepared using a combination of conventional integrated circuit fabrication and CNT growth processes. Second, SEM images of vias are obtained and the LVSEM technique is employed to determine the exposed CNT areas. Finally, in conjunction with image analysis, in situ electrical measurements using a nanoprober are carried out for the same CNT vias in the SEM image to yield via resistance versus contact area behavior.
A. Test structure fabrication
Figure 1(a) presents a cross-section schematic of electrical probing of a CNT via, while Figs. 1(b) and 1(c) show the SEM images of a 500 nm wide via before and after surface polishing, respectively. To fashion this test structure, we start with a 100 mm Si wafer covered by 50 nm of thermal oxide to isolate substrate conduction. The metal underlayer for the vias is formed by a physical vapor deposition of a 20 nm titanium (Ti) layer followed by a 200 nm platinum (Pt) film. A 500 nm low-temperature oxide (LTO) film is then deposited on top of Pt using plasma-enhanced chemical vapor deposition (PECVD) and is patterned using projection lithography a)
Electronic mail: yusuke.abe.ef@hitachi-hightech.com with 5:1 stepping ratio. Vias with a diameter of 500 nm are patterned and formed in the LTO layer using reactive ion etching. After patterning and cleaning, the sample is subjected to electroplating to deposit Ni (used as catalyst for subsequent CNT growth) selectively inside vias, using 0.1 M of nickel sulphamate solution mixed with boric acid diluted in 100 mL of deionized water, at a constant current density of 1 mA/cm 2 , resulting in a 50 nm Ni film formed inside each via. The sample is then baked for 1 h at 250 C in high vacuum to remove impurities such as sulphur. To grow CNTs inside vias, a PECVD process is employed, in which the sample is initially heated in an ammonia gas ambient at 650 C to reduce the surface oxide on Ni and to dewet the Ni film. The resulting Ni particles act as sites for CNT growth and the particle size determines the CNT diameter. The temperature is then ramped up to 700 C and acetylene is introduced in the chamber with an acetylene-ammonia ratio of 1:4, serving as the carbon source, while ammonia acts as a reducing agent to remove the excess amorphous carbon in order to facilitate the CNT growth process. CNTs are grown to about 1 lm in length so as to ensure that all CNTs are taller than the via height. Subsequently, epoxy is deposited on the entire sample as a filler inside vias and to provide a mechanically stable structure for electrical probing. Excess epoxy and the protruding portions of CNTs are removed by mechanical polishing, which also smoothens the surface and exposes the CNT shells for subsequent metallization and electrical probing.
B. SEM imaging and electrical characterization
Cross-sectional SEM image of a fabricated 500 nm CNT via is shown in Fig. 1(d) . Current-voltage (I-V) characteristics of individual CNT vias are measured in situ using a pair of tungsten nanoprobes inside a SEM chamber, as shown schematically in Fig. 1(a) , 7 and an image of a nanoprobe landing on a via is captured in Fig. 1(e) . We employ the current stressing technique to reduce the contact resistance and achieve stability of the I-V results. 7 Reproducibility of the resistance is estimated to be about 620%. The results are not sensitive to the accuracy of the probe position resting on top of the CNT via. This is attributed to the size of the probe tip being larger than the diameter of CNT via. The probe placement is controlled by a piezoelectric drive, and pressure is applied until the measured I-V characteristic does not change by a minimal increment of the probe pressure. A typical I-V curve after current stressing between the top of a CNT via and the Pt/Ti underlayer is shown in Fig. 1 
(f).
Elemental maps obtained from energy-dispersive x-ray spectroscopic (EDS) analysis of a CNT via using an accelerating voltage of 10 kV are shown in Fig. 2 . Silicon (Si) and Oxygen (O) from SiO 2 are detected around the via, while a large amount of carbon (C) from CNTs is detected inside the via perimeter. Comparing the elemental map of C with the bright contrast of the secondary electron (SE) image, a strong correlation is found due to the edge contrast resulting from the difference in conduction through a CNT and the surrounding epoxy by an electron-beam-induced current, 21 which is elaborated in Sec. III. Also a large amount of Pt from the underlayer is detected inside the via, due mainly to the difference in primary electron (PE) stopping power between C (from CNT and epoxy) and Si from the LTO surrounding the via.
To identify the exposed CNTs inside each via, which can make electrical contact with the nanoprober, SE LVSEM imaging is employed in a field-emission scanning electron microscope (Hitachi S-4800), at electron landing energies of 0.1 keV, 0.3 keV, and 0.5 keV. The SEM is equipped with an in-column SE detector for low-energy (less than several tens of eV) electron detection. In order to analyze SEM images quantitatively, we adjust the image brightness offset to zero when no signal is detected.
To determine the total conductive CNT area and to differentiate the images from the three accelerating voltages, we need to minimize the effect of the PE beam spot size and the differences in current from different PE energies. To achieve this, we set the working distance at 1.5 mm and the displayed working distance at 0.9 mm to get a small PE beam spot size. And we select a SEM image pixel size of 4.1 nm, much larger than the beam spot size for each landing energy. Further, to obtain the same PE beam current and same sample charging effect throughout our experiments, we use the same 0.6 kV accelerating voltage for imaging and adjust the landing energy using sample bias (SEM deceleration mode). Thus, the sample biasing voltages of 0.5 kV, 0.3 kV, and 0.1 kV result in electron landing energies of 0.1 keV, 0.3 keV, and 0.5 keV, respectively. The sample bias is applied to the Si substrate. In order to locate the CNT via under test easily, the pixel resolution is set to 5120 Â 3840 with an image field of view of 21.0 lm Â 15.7 lm, and we crop each CNT via image after obtaining a larger one.
III. RESULTS OF IMAGE ANALYSIS
The procedure to obtain the conductive CNT area inside a via is illustrated in Fig. 3 . It was suggested that singlewalled CNTs produce bright contrast of the insulator surface at low PE accelerating voltage, 21 since the insulator region surrounding the CNT emits more secondary electrons due to electron-beam-induced current. Based on such findings, we proceed to estimate the exposed CNT area from each via LVSEM image using a conventional threshold method that determines the area brighter than the threshold.
Because of the difference in SE yield among different PE beam energies, we normalize the image brightness using the brightest pixel (maximum brightness) for each primary beam energy, or normalized brightness t TH ¼ threshold brightness/maximum brightness. To reduce the normalization error, a large field of view, 21.1 lm Â 15.9 lm, is used, which contains the 96-via LVSEM image shown in Fig. 3(a) . The maximum pixel brightness is determined by using the image histogram in Fig. 3(b) . Further, each CNT via image is obtained by cropping the large field of view image to minimize the brightness error arising from capturing the image multiple times, resulting in the image shown in Fig. 3(c) . We 2018) use Fig. 3(b) to define a threshold brightness in the LVSEM image and determine the total area brighter than the threshold, as illustrated in Fig. 3(d) . The threshold brightness corresponding to the exposed CNT area changes with image acquisition condition and image sharpness, as well as pixel size and PE landing energy. Thus, a number of exposed CNT areas A TH are obtained using several brightness thresholds for each landing energy to yield the best fit to the via resistance R T versus 1/A TH behavior, resulting in A BEST , as described below. R T obtained from the measured I-V curves consists of contributions from CNTs (R CNT ), CNT/metal underlayer and CNT/probe contacts (R C ), metal underlayer, probes, and probe/metal contact. The latter three are via-independent and can be lumped together as R m . Thus, R T ¼ R m þ R C þ R CNT . 10, 22 Assuming that the ohmic conduction and all the exposed CNTs possess the same resistivity q CNT and length h, which is the via height for a polished sample, R T can be rewritten as
where q C is the contact resistivity and A the total conductive CNT area inside the via. To obtain A BEST , the coefficient of determination (R
2
) is used to evaluate the linear fit of the R T versus 1/A TH plot, based on Eq. (1) and assuming (q C þ qCNT Â h) is viaindependent. In this case, R 2 is given by Kvalseth 23 as
where for each viaR T is the predicted R T value from the linear fit shown in Fig. 4 , and R T is the mean of all R T values. Figure 4 shows nine R T versus 1/A TH plots for 15 vias, corresponding to nine t TH values obtained at landing energy of 0.1 keV, 0.3 keV, and 0.5 keV. The LVSEM image of one of the vias is also shown for each of the t TH values to illustrate the difference among the nine plots. A plot of R 2 versus t TH for each landing energy is given in Fig. 5 . Since the maximum R 2 value is 1, the R T versus 1/A TH plot with the largest R 2 indicates the best match, and the corresponding A TH is A BEST , obtained at 0.1 keV and t TH ¼ 0.62. As a result, a relatively large extracted R m of 1.6 kX is obtained from the linear fit to the R T versus 1/A BEST plot. This large resistance is attributed to the probe-underlayer metal resistance, as the exposed metal surface is most likely oxidized, and to the work function difference between the W probe and the Pt underlayer.
24 Figure 6 shows a statistical linear regression analysis of (R T -R m ) versus A BEST behavior plotted in the log-log scale. The slope of the linear fit is À1.01, compared to the ideal case of À1 from taking the logarithm of (R T -R m ) in Eq. (1). This analysis provides an independent support of the LVSEM image analysis. From the intercept of the log-log plot in Fig. 6 , the contact resistivity can be deduced with an assumed CNT resistivity value. If we adopt the value of 4 mXÁcm, obtained from our previous study 25 on CNTs (referred to as carbon nanofibers then) grown using the same process and instrument as in this study, for the conductive CNTs inside the vias under test, the contact resistance is estimated to be 0.8 lXÁcm . Thus, the ratio of contact resistance to total conductive CNT resistance inside the via is q C /(q CNT Áh) ¼ 4 for a 500 nm tall via, consistent with our previous findings. 22 It should be noted, however, that this fraction can be altered by using a different CNT resistivity value. Since the assumed resistivity falls within the range of reported values, 7 and is from CNTs grown with the same process, its use to estimate the via contact resistivity is justified.
IV. DISCUSSION
Current stressing experiments are also performed to lend further support for our image analysis. Figure 7(a) shows the behaviors of the extracted R m and (q C þ q CNT Â h) components of via resistance [Eq. (1)] with increasing stress current for the same 15 vias. R m is virtually unchanged as expected, as it is viaindependent, while a significant drop in (q C þ q CNT Â h) occurs with an increase in stress current, due largely to a decrease in contact resistance, and completely consistent with the previously reported reduction of CNT-metal contact resistance by current stressing. [25] [26] [27] [28] The corresponding R 2 values for fitting R T versus 1/A BEST data are given in Fig. 7(b) as a function of stress current. The R 2 value lingers around 0.65 until it peaks at 0.8 at a stress current of 800 lA before dropping to $0.5 at 1000 lA, suggesting that the contact interface may have been changed by Joule heating at currents $800 lA and higher. 26, 27 To examine the SEM-derived CNT conductive area inside a via, we describe the SEM image formation mechanism using a schematic diagram shown in Fig. 8 . If a CNT is unexposed due to coverage by residue (case (a) in Fig. 8) , it would show no contrast with the epoxy using very lowenergy PE beam, as the PE beam cannot penetrate the residue to reach the CNT, thus positively charging the residue and forming a potential barrier to block emitting SEs. 19 In , the positive charge is slightly relaxed due to an electron-beam-induced current. 21 As a result, the contrast is low. When the CNT is connected to a conductive layer [case (c)], the positive charge is fully relaxed, revealing a distinguishable contrast. These image formation mechanisms make it possible to distinguish between conductive and non-conductive CNTs using LVSEM imaging and conventional threshold methods, and to determine the conductive area reliably.
To study these observed phenomena quantitatively, we simulate the SE generation using the Monte Carlo method. In our previous studies, 29, 30 we have developed Monte Carlo simulation codes to simulate the scattering process of PEs in the carbon specimen and the generation of SEs. In the codes, Mott cross-sections are implemented for elastic scattering and a continuously slowing-down approximation is assumed for averaged inelastic processes. 29 For SE emission, the mean free path of 5.5 nm and the mean generation energy of 125 eV are used to reproduce the experimental SE yield of carbon (mass density of 2.26 g/cm 3 is assumed). 31 Figure  9 (a) shows the simulated PE spread with 100 trajectories inside a carbon sample at landing energies of 0.1 keV, 0.3 keV, and 0.5 keV, respectively. The LVSEM image of a CNT via for each landing energy is also shown for comparison. The 0.5 keV image is more blurred compared to the 0.1 keV one, due to the larger spread of PE at 0.5 keV. The 0.3 keV image has shades around the via edge and the contrast between the epoxy and CNT is less, mainly due to a high SE yield of the dielectric material 32, 33 and a deeper SE generation depth at 0.3 keV. Figures 9(b) and 9(c) show the lateral (x direction) and depth (z direction) distributions of the secondary electron generation points simulated under 10 000 PEs, respectively, for the three landing energies. The blurred image at 0.5 keV is consistent with the horizontal spread of the SE generation as evident in Fig. 9(b) , with the Inset indicates SE ratio (in %) defined as the number of SEs generated farther than 2 nm from center divided by the total number of generated SEs. (f) Depth distribution of SE generation site. Inset shows SE ratio, defined as the number of SEs generated deeper than 1 nm divided by total number of generated SEs.
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Abe et al. J. Appl. Phys. 123, 024507 (2018) inset showing the SE ratio generated beyond 2 nm. In the case of 0.5 keV, 33% of SEs are generated beyond 2 nm, which is larger than the image pixel size, accounting for the blur. On the other hand, for 0.1 keV, all SEs are generated within 2 nm. The blurred image at 0.5 keV precludes an accurate determination of the CNT area based on our analysis. The difference between the 0.1 keV and 0.3 keV images is attributed to the difference in SE generation depth since it is less with lower landing energy, as shown in Fig. 9(c) . Suzuki et al. suggested that a thin residue layer might be present on some CNTs, which inhibits conduction through the CNT, and a low-energy PE is required to distinguish between covered and uncovered CNTs. 19 Assuming that the residue is amorphous carbon, the simulated SE generation depth shown in Fig. 9(c) and the LVSEM images in Fig. 9(a) suggest that at 0.1 keV, the residue on CNT does not affect the CNT electrical contact if less than 1 nm thick. This finding is consistent with the dependence of tunneling current on the thickness of an interfacial layer across a CNT-metal contact. 27 Thus, the simulation results support our choice of using 0.1 keV landing energy images to determine the conductive CNT area inside each via.
V. CONCLUSIONS
In summary, we have successfully determined the total conductive CNT area inside each via interconnect test device using the LVSEM technique. Our results correlate well with measured resistance versus CNT area behavior. Current stressing experiments are performed on the vias to validate the image analysis and to elucidate the role of contacts in the via structure. Monte Carlo simulation of SE generation lends further support for our image analysis and suggests that the residue covering the CNT does not affect the conduction across the contact for residue thickness below 1 nm. The image analysis technique can be used for the characterization of CNT via interconnects.
